Adopting CPLD, the design aims at producing a multiplex data collecting timing signal, and the collecting data will be saved into the cache memory. The CPU could read the up-to-the-minute result at any moment. This paper presents a common method of producing a multiplex data collecting timing signal with CPLD by taking AD0809 for example. Finally, this paper gives a detailed discussion on the operating circuit in CPLD.